

(19)



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11)

**EP 0 513 894 B1**

(12)


## EUROPEAN PATENT SPECIFICATION

(45) Date of publication and mention  
of the grant of the patent:  
28.08.1996 Bulletin 1996/35

(51) Int Cl.<sup>6</sup>: **H01L 29/92**

(21) Application number: **92201215.8**

(22) Date of filing: **04.05.1992**



(54) **Method of manufacturing a semiconductor device comprising a capacitor with a ferroelectric dielectric, and semiconductor device comprising such a capacitor**

Verfahren zur Herstellung einer Halbleiteranordnung mit einem Kondensator mit einem ferroelektrischen Dielektrikum und Halbleiteranordnung mit einem derartigen Kondensator

Procédé de fabrication d'un dispositif semiconducteur muni d'un condensateur comportant un diélectrique ferroélectrique et dispositif semiconducteur muni d'un tel condensateur

(84) Designated Contracting States:  
**DE FR GB IT NL**

(30) Priority: **08.05.1991 EP 91201104**

(43) Date of publication of application:  
**19.11.1992 Bulletin 1992/47**

(73) Proprietor: **Philips Electronics N.V.**  
**5621 BA Eindhoven (NL)**

(72) Inventors:  
• **Wolters, Robertus Adrianus Maria**  
**NL-5656 AA Eindhoven (NL)**  
• **Larsen, Poul Kjaerby**  
**NL-5656 AA Eindhoven (NL)**

• **Ulenaers, Mathieu Joseph Emanuel**  
**NL-5656 AA Eindhoven (NL)**

(74) Representative: **Veerman, Jan Willem et al**  
**INTERNATIONAAL OCTROOIBUREAU B.V.,**  
**Prof. Holstlaan 6**  
**5656 AA Eindhoven (NL)**

(56) References cited:  
**EP-A- 0 503 078** **EP-A- 0 514 547**

- **PATENT ABSTRACTS OF JAPAN vol. 14, no. 457**  
**(E-986)2 October 1990**
- **PATENT ABSTRACTS OF JAPAN vol. 14, no. 28**  
**(E-875)19 January 1990**
- **PATENT ABSTRACTS OF JAPAN vol. 8, no. 221**  
**(E-271)9 October 1984**

**EP 0 513 894 B1**

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

## Description

The invention relates to a method of manufacturing a semiconductor memory device comprising a semiconductor element and a capacitor whereby said capacitor is provided on a surface of a semiconductor body comprising the semiconductor element in that consecutively a lower electrode, an oxidic ferroelectric dielectric, and an upper electrode are provided in such a way that the upper electrode does not cover an edge of the dielectric, after which an insulating layer with superimposed metal conductor tracks is provided. The invention also relates to a semiconductor memory device comprising a semiconductor body with a semiconductor element and a capacitor with a ferroelectric dielectric.

Such a method is suitable for manufacturing a semiconductor device which can operate, for example, as an electronic memory in a computer. The semiconductor body then comprises very many semiconductor elements and capacitors. Capacitors having a ferroelectric material as a dielectric form non-volatile memory elements. When an electric field is applied across a ferroelectric material and removed again, a permanent polarization of the material remains, depending on a direction of the electric field, *i.e.* the ferroelectric material remembers the direction of the electric field. Especially oxidic materials such as, for example, lead titanate, lead-lanthanum titanate, and lead-lanthanum-zirconium titanate exhibit ferroelectric properties.

EP-A-448151 discloses a method of the kind mentioned in the opening paragraph whereby a capacitor with a lower electrode comprising platinum, a ferroelectric dielectric, and an upper electrode comprising platinum are provided on a semiconductor body. Lead-zirconium titanate is used as the ferroelectric dielectric in that case. The semiconductor body also comprises a switching transistor which is connected to the capacitor by a metal conductor track of TiW and Al which is provided over an insulating layer of silicon oxide.

It is found in practice that a device manufactured by the known method described is comparatively slow and, for example, shows an access time which is longer than 100 nsec.

The invention has for its object *inter alia* to provide a method by which a device with a shorter access time is made.

According to the invention, the method mentioned in the opening paragraph is for this purpose characterized in that the edge of the dielectric not covered by the upper electrode is covered with a coating layer which functions as a hydrogen barrier during a subsequent heating step in an atmosphere which contains hydrogen, and in that then the device is heated in an atmosphere that contains hydrogen.

It is found that the manufacture of a device by the known method leads to free or "dangling" bonds being formed in a surface layer of the insulating layer when the metal conductor track is formed on this layer. In the

known method, the device cannot be heated in an atmosphere containing hydrogen in a usual manner in order to bind these dangling bonds with hydrogen and thus to neutralize them. In fact, the oxidic ferroelectric material would also be heated in an atmosphere containing hydrogen then and be reduced to form an electrically conducting material. By covering the edge of the dielectric not covered by the upper electrode with a coating layer which is practically impervious to hydrogen before heating in an atmosphere containing hydrogen, upon which heating takes place in an atmosphere containing hydrogen, the dangling bonds are neutralized. As the coating layer, for example, a silicon nitride or a silicon oxynitride layer is provided. The access times of approximately 100 nsec may then be reduced to less than 25 nsec.

A small quantity of hydrogen may diffuse through the upper electrode and reduce the ferroelectric dielectric situated below the upper electrode. An upper electrode made of an oxidic conductor such as  $\text{La}_{0.5}\text{Sr}_{0.5}\text{CoO}_3$ , may also be used. Such an upper electrode could also be attacked by the hydrogen. Preferably, therefore, the coating layer is provided over the entire upper electrode.

Preferably, the method according to the invention is characterized in that for the coating layer a CVD silicon nitride coating is provided at a temperature of 700°C or 800°C. Such a silicon nitride forms a very good barrier against hydrogen while this silicon nitride is often used in practice as a passivating. Silicon nitride forms a very good barrier against hydrogen, while silicon nitride is often used in practice as a passivating layer over an entire semiconductor device, the equipment necessary for this being available. In addition, silicon nitride can be very well selectively etched relative to silicon oxide, so that silicon nitride can be easily brought into a pattern whereby silicon nitride can be provided only at the area of the capacitor. The provision of the silicon nitride may be effected by a known technique such as, for example, deposition from a gas phase (CVD). Especially silicon nitride provided at a temperature of approximately 800°C forms a very good barrier against hydrogen.

An additional advantage is obtained when a layer of silicon oxide is provided between the silicon nitride layer and the surface of the semiconductor body. Mechanical stresses can occur in the silicon nitride, causing cracks or shifts in conductor tracks or electrodes of the capacitor. A silicon oxide layer is capable of absorbing these stresses, so that the conductor tracks and the electrodes remain intact. The silicon oxide layer may be provided in a known manner (for example, in a 101325 Pa (1 atm.) SILOX process), possibly supported by a plasma (PECVD).

A further embodiment is characterized in that a hydrogen-absorbing layer is provided as the coating layer. A layer of, for example, nickel or palladium may be provided as the hydrogen-absorbing layer. This layer may also serve as a conductor track. The absorbing layer

must have such a thickness that only a very small quantity of hydrogen can penetrate the ferroelectric dielectric during heating in the hydrogen atmosphere.

Preferably, palladium is provided as the hydrogen-absorbing layer. Palladium absorbs hydrogen well, while it is also easily provided, for example, by a sputtering process.

If a conducting hydrogen-absorbing layer is used, the capacitor may be short-circuited. Preferably, an insulating auxiliary layer is provided between the hydrogen-absorbing layer and the surface of the semiconductor body. The provision of the insulating auxiliary layer means that the conducting hydrogen-absorbing layer need not necessarily be removed and can even be used as an additional conductor track.

Preferably, a silicon nitride layer is provided as the auxiliary layer by means of a plasma enhanced deposition process from the gas phase (Plasma Enhanced Chemical Vapour Deposition, PECVD). PECVD silicon nitride is provided at a comparatively low temperature of between approximately 200 and 350° C, so that the influence of the temperature on the semiconductor device is small. Silicon nitride provided by means of PECVD, however, contains a quantity of hydrogen. During heating of the semiconductor device, this hydrogen can diffuse into the ferroelectric dielectric and cause a degradation of this dielectric. The absorption layer absorbs hydrogen from the silicon nitride layer and thus ensures a low hydrogen pressure in the silicon nitride, so that the hydrogen will not diffuse from the silicon nitride layer into the ferroelectric dielectric. In addition, the transmissivity of the silicon nitride layer for hydrogen is small.

The invention also relates to a semiconductor memory device comprising a semiconductor body with a semiconductor element and a surface on which is present a capacitor with a lower electrode, an oxidic ferroelectric dielectric, and an upper electrode which does not cover an edge of the dielectric, an insulating layer with superimposed metal conductor tracks being provided on the semiconductor body. According to the invention, said device is characterized in that a coating layer which functions as a hydrogen barrier or as a hydrogen-absorbing layer is provided at the area of the said edge and in that dangling bonds below the conductor tracks are neutralised by hydrogen. Such a semiconductor device can be heated in a hydrogen-containing atmosphere in order to reduce its access time without the oxidic ferroelectric dielectric being attacked.

During heating in a hydrogen-containing atmosphere, a small quantity of hydrogen can diffuse through the upper electrode and reduce the ferroelectric dielectric situated below the upper electrode. Preferably, therefore, the coating layer is provided over substantially the entire upper electrode.

Preferably, the device according to the invention is characterized in that a silicon nitride layer is provided as the coating layer. Silicon nitride forms a very good

barrier against hydrogen, while silicon nitride is often used in practice as a passivating layer over an entire semiconductor device, the equipment necessary for this being available. In addition, silicon nitride can be very well selectively etched relative to silicon oxide. The provision of the silicon nitride can take place by a known technique such as, for example, deposition from a gas phase (CVD). Especially silicon nitride provided at a temperature of approximately 800° C forms a very good barrier against hydrogen, so that the semiconductor device can be heated in a hydrogen-containing atmosphere.

An additional advantage is obtained when a layer of silicon oxide is provided between the silicon nitride layer and the surface of the semiconductor body. Mechanical stresses can occur in the silicon nitride, causing cracks or shifts in conductor tracks or capacitor electrodes. A layer of silicon oxide is capable of absorbing these stresses, so that the conductor tracks and the electrodes remain intact.

A further embodiment is characterized in that a hydrogen-absorbing layer is provided as the coating layer. A layer of, for example, nickel or palladium may be provided as the hydrogen-absorbing layer. The semiconductor device can then be heated in a hydrogen-containing atmosphere without the oxidic ferroelectric dielectric being attacked. The said layer may also serve as a conductor track. The absorbing layer must have such a thickness that only a very small quantity of hydrogen can penetrate the ferroelectric dielectric during heating in the hydrogen-containing atmosphere.

Preferably, palladium is provided as the hydrogen-absorbing layer. Palladium absorbs hydrogen well, while it is also easily provided, for example, by a sputtering process.

If a conducting hydrogen-absorbing layer is used, the capacitor may be short-circuited. Preferably, an insulating auxiliary layer is provided between the hydrogen-absorbing layer and the surface of the semiconductor body. Thanks to this insulating auxiliary layer, the absorbing layer may be used as an additional conductor track.

Preferably, a silicon nitride layer is provided as the auxiliary layer by means of a plasma enhanced deposition process from the gas phase (Plasma Enhanced Chemical Vapour Deposition, PECVD). PECVD silicon nitride is provided at a comparatively low temperature of between approximately 200 and 350° C, so that the influence of the temperature on the semiconductor device is small. Silicon nitride provided by means of PECVD, however, contains a quantity of hydrogen. During heating of the semiconductor device, this hydrogen can diffuse into the ferroelectric dielectric and cause a degradation of this dielectric. The absorption layer absorbs hydrogen from the silicon nitride layer and thus ensures a low hydrogen pressure in the silicon nitride, so that the hydrogen will not diffuse from the silicon nitride layer into the ferroelectric dielectric. In addition, the

transmissivity of the silicon nitride layer for hydrogen is small.

The invention will be explained in more detail below by way of example with reference to drawings, in which:

Fig. 1 is a cross-section of a semiconductor device having a capacitor at a surface comprising a ferroelectric dielectric provided with a coating layer according to the invention,

Figs. 2 to 5 are cross-sections of semiconductor devices, each having a capacitor at a surface with a ferroelectric dielectric provided with a coating layer according to further embodiments of the invention.

The Figures are purely diagrammatic and not drawn to scale. Corresponding parts are generally given the same reference numerals in the Figures.

Fig. 1 shows a cross-section of a semiconductor device made according to the invention. In the method according to the invention, a semiconductor device is manufactured in that a capacitor 2 is provided on a surface 10 of a semiconductor body 3 comprising a semiconductor element 1 through the provision of a lower electrode 11, an oxidic ferroelectric dielectric 12, and an upper electrode 13 in that order, the upper electrode not covering an edge of the dielectric, after which an insulating layer 14 with superimposed metal conductor tracks 17 and 18 is provided. Such a semiconductor device forms a memory element with switching electronics. For that purpose, a semiconductor element 1 acting as a switching transistor is connected to a capacitor 2. Only one transistor 1 and one capacitor 2 are drawn for simplicity's sake, but in practice the semiconductor body 3 comprises very many such transistors and capacitors. The MOS transistor is provided in usual manner in the silicon semiconductor body 3 with a gate electrode 4 of polycrystalline silicon insulated from the semiconductor body 3 by a silicon oxide layer 5 having a thickness of approximately 30 nm. The gate electrode 4 is further insulated by means of a silicon oxide layer 6. Different transistors are separated from one another by field oxide regions 7. Source and drain regions 8 and 9 of the transistor are made through diffusion between field oxide 7 and gate electrode 4. The semiconductor further comprises the surface 10 on which the capacitor 2 forming a memory element is provided in known manner with a lower electrode 11 comprising platinum, a ferroelectric dielectric 12, and an upper electrode 13 comprising platinum. The lower electrode 11 is provided, for example, through a sputtering process on a Si (100) slice 3, which is provided with an approximately 600 nm thick layer of SiO<sub>2</sub> 6 in that a 20 nm thick layer of titanium is deposited, a 39 nm thick layer of platinum is deposited, and then 5 nm titanium is deposited again, upon which the lower electrode is heated for one hour at 750° C in an N<sub>2</sub>/O<sub>2</sub> 4 : 1 atmosphere. A lower electrode with a thickness of approximately 75 nm and comprising platinum is then present with good adhesion on the semiconductor sur-

face. The square resistance is approximately 4 Ω. The lower electrode has a roughness of approximately 0,01 μm.

After the lower electrode has been provided, the ferroelectric dielectric 12, for example lead-zirconium titanate, is provided on the electrode material 11. The starting material for this is a solution of lead ethylhexanoate, zirconium acetylacetonate and titanium-n-butoxide in n-butanol (molar concentrations approximately 0,2-0,5).

This solution is provided on the lower electrode by means of a spinning process in a centrifuge (rotation speed approximately 500-1500 rpm). Baking takes place at approximately 700° C for 6 hours in a furnace with an NO<sub>2</sub>/O<sub>2</sub> 4 : 1 atmosphere. The layer thickness of the ferroelectric material obtained by one spinning process and one baking cycle is approximately 0,1 μm. To obtain a desired layer thickness of approximately 0,5 μm, this process is carried out five times. A typical composition of lead-zirconium titanate obtained by the process indicated above is PbZr<sub>0,47</sub>Ti<sub>0,53</sub>O<sub>3</sub>.

The lower electrode 11 and the dielectric 12 are then etched into a pattern. An upper electrode 13 is provided on the ferroelectric dielectric 12 in the same way as the lower electrode 11, except for the heating step, which takes place at the baking temperature of the dielectric, so at approximately 700° C.

The surface of the capacitor 2 is then coated with an insulating layer 14. Contact holes 15 and 16 are etched in this layer. The upper electrode 13 is connected to the source region 8 of the transistor 1 through these contact holes by means of metal conductor tracks 17 and 18. For example, a usual alloy of titanium and tungsten is provided as layer 17, and an aluminium alloy as layer 18. The transistor 1 and the capacitor 2 are connected to switching electronics in the semiconductor body. The lower electrode 11 is connected to a drive line, the gate electrode 4 to a word line, while the drain region 9 is connected to a so-called bit line through metal conductor tracks 17 and 18. It is possible to drive the memory element by means of voltage pulses at the various lines and to switch the ferroelectric dielectric 12 between two stable polarization states.

It is found in practice that a device made by the known method described is comparatively slow and has an access time which is, for example, longer than 100 nsec.

To manufacture a faster device, according to the invention, the method mentioned in the opening paragraph is characterized in that the edge of the upper electrode not covered by the dielectric is covered with a coating layer which is practically impervious to hydrogen, and in that then the device is heated in an atmosphere which contains hydrogen.

A device made by the known method is comparatively slow because dangling bonds are present below conductor tracks. These bonds may easily release electrons and thus affect the charge transport through the conductor tracks, which renders the device slow. The

dangling bonds arise during the deposition of the metal of the conductor tracks on the region of insulating material. To obtain a good adhesion, a metal which reduces the insulating material is used, for example titanium or aluminium, whereby dangling bonds are created. These bonds are neutralized by a heat treatment at approximately 450° C in an atmosphere containing hydrogen during approximately 30 minutes.

During the heat treatment, the hydrogen diffuses through the insulating layer or through the conductor tracks and chemically joins itself to the dangling bond, so that the dangling bond is neutralized. The charge transport through the conductor tracks is then no longer hampered, which renders the device faster. A disadvantage of the heat treatment in an atmosphere containing hydrogen is that the oxidic ferroelectric dielectric is also reduced by the hydrogen and thus loses its ferroelectric characteristics. In particular, hydrogen diffuses to the dielectric through the edge not covered by the upper electrode. To prevent the penetration of hydrogen into the ferroelectric dielectric, according to the invention, a coating layer which is practically imperviable to hydrogen is provided at the area of the edge. The insulating layer 14 in Fig. 1, for example, may be provided to form such a coating layer. It is alternatively possible to provide a separate coating layer over the non-covered edge of the capacitor. The coating layer may be, for example, a silicon nitride or silicon oxynitride layer provided by a usual deposition process from the gas phase (CVD).

By way of example, a silicon nitride layer is provided over the upper electrode 13 comprising platinum of the capacitor 2 in that silane and ammonia are made to react in usual manner in a deposition reactor at approximately 700° C. An approximately 0,1 µm thick insulating layer 14 of silicon nitride is then provided, for example. Such a silicon nitride layer contains up to approximately 8 at% hydrogen. This quantity, however, is not high enough to cause damage to the dielectric.

Contact holes 15 and 16 are etched in the silicon nitride layer previously provided, upon which a 100 nm thick layer 17 of a titanium-tungsten alloy (for example  $Ti_{20}W_{80}$ ) is provided through a sputtering process, followed by a 500 nm thick layer 18 of aluminium. Dangling bonds are present at the interface between the silicon nitride layer 14 and the titanium-tungsten layer 17, which bonds are neutralized by a heat treatment of approximately 30 minutes at 450° C in an atmosphere containing hydrogen (for example,  $N_2/H_2$  4: 1). The silicon nitride layer 14 then forms an effective barrier against the hydrogen, so that the ferroelectric dielectric is not reduced during the neutralization of the dangling bonds.

The upper electrode in the known device is made of platinum, possibly provided with a titanium adhesion layer. A small quantity of hydrogen may diffuse through the upper electrode, for example at the contact hole 15, and reduce the ferroelectric dielectric 12 situated below the upper electrode 13. This may lead to a change in the capacitance value of the capacitor, since the reduc-

tion of a ferroelectric dielectric by hydrogen leads to the creation of a conductive layer, which reduces the thickness of the dielectric or even completely short-circuits the capacitor. It is also possible for an upper electrode made of an oxidic conductor to be used, such as, for example,  $La_{0.5}Sr_{0.5}CoO_3$ , which can be attacked by the hydrogen. Preferably, therefore, the coating layer is provided over substantially the entire upper electrode. Fig. 2 shows a semiconductor device in which the capacitor 2 is provided with a lower electrode 11, a ferroelectric dielectric 12 which fully covers the lower electrode 11, and an upper electrode 13 which forms a connection to a conductor track of titanium 17 and aluminium 18. The upper electrode 13 is fully covered by a coating layer 20 which is practically imperviable to hydrogen, so that during a heat treatment of the device in an atmosphere containing hydrogen substantially no hydrogen can penetrate the dielectric. A silicon nitride layer with a thickness of approximately 300 nm is preferably provided as the coating layer 14 or 20 practically imperviable to hydrogen. Silicon nitride forms a very good barrier against hydrogen because of its high density. In practice, silicon nitride is often used as a passivating layer over an entire semiconductor device, so that the necessary deposition equipment is available. In addition, silicon nitride can be very well selectively etched relative to silicon oxide by means of wet etching step with phosphoric acid of 140° C. The silicon nitride may be provided by a known technique such as, for example, deposition from a gas phase (CVD).

In Fig. 3, a layer of silicon oxide 25 with a thickness of 50 nm is provided over the upper electrode 13, over which again the silicon nitride layer 20 of 300 nm thickness is provided. An additional advantage is obtained in this way, since mechanical stresses which may occur in the silicon nitride and which may cause cracks or shifts in conductor tracks or electrodes of the capacitor are reduced.

A further embodiment preferably comprises a hydrogen-absorbing layer 30 (see Fig. 4) as the coating layer. A layer of, for example, nickel or palladium may be used as the hydrogen-absorbing layer. These layers may be provided by means of usual techniques such as CVD or sputtering. In Fig. 4, a palladium layer is provided over the upper electrode 13 of the capacitor by way of hydrogen-absorbing layer 30. This layer may also be used as an additional conductor track, as shown in Fig. 4. The palladium layer may be covered in usual manner by, for example, a silicon oxide layer 40. Palladium absorbs hydrogen well, while it is also easy to provide, for example, by a sputtering process. The absorbing layer must have such a thickness that only a very small quantity of hydrogen can penetrate the ferroelectric dielectric during heating in the hydrogen atmosphere, for example, a thickness of 0,2 µm palladium for a heat treatment of 30 minutes at 450° C. The palladium layer may short-circuit the capacitor, which is why preferably first an insulating auxiliary layer 50 of silicon oxide or silicon ni-

tride is provided before the hydrogen-absorbing layer 30 is provided (see Fig. 5). Preferably, a silicon nitride layer provided by means of a plasma enhanced deposition process from the gas phase (PECVD) is used for the layer 50. Such a layer may be provided at a comparatively low temperature of between 200 and 350° C, so that the temperature load on the semiconductor device is small. The palladium layer 30 may then be finished again, for example, with a silicon oxide layer 40, for example, a PECVD oxide layer.

### Claims

1. A method of manufacturing a semiconductor memory device comprising a semiconductor element (1) and a capacitor (2), whereby said capacitor (2) is provided on a surface (10) of a semiconductor body (3) comprising the semiconductor element (1), in that consecutively a lower electrode (11), an oxidic ferroelectric dielectric (12), and an upper electrode (13) are provided in such a way that the upper electrode (13) does not cover an edge of the dielectric (12), after which an insulating layer (14) with superimposed metal conductor tracks (17, 18) is provided, characterized in that the edge of the dielectric (12) not covered by the upper electrode (13) is covered with a coating layer (14, 20, 30), which functions as a hydrogen barrier during a subsequent heating step in an atmosphere which contains hydrogen and that then the device is heated in the atmosphere that contains hydrogen.
2. A method as claimed in claim 1, characterized in that the coating layer (14, 20, 30) is provided over the entire upper electrode (13).
3. A method as claimed in claim 1 or 2, characterized in that for the coating layer (14, 20) a CVD silicon-nitride coating is provided at a temperature of approximately 700°C or 800°C.
4. A method as claimed in Claim 3, characterized in that a layer of siliconoxide (25) is provided between the silicon nitride layer (20) and the surface (10) of the semiconductor body (3).
5. A method as claimed in Claim 1 or 2, characterized in that a hydrogen absorbing layer (30) is provided as the coating layer.
6. A method as claimed in Claim 5, characterized in that palladium is provided as the hydrogen absorbing layer (30).
7. A method as claimed in Claim 5 or 6, characterized in that an insulating auxiliary layer (50) is provided between the hydrogen absorbing layer (30) and the surface (10) of the semiconductor body (3).
8. A method as claimed in Claim 7, characterized in that a silicon nitride layer (50) is provided as the auxiliary layer by means of a plasma enhanced deposition process from the gas phase (Plasma Enhanced Chemical Vapour Deposition, PECVD).
9. A semiconductor memory device comprising a semiconductor body (3) with a semiconductor element (1) and a surface (10) on which is present a capacitor (2) with a lower electrode (11), an oxidic ferroelectric dielectric (12), and an upper electrode (13) which does not cover an edge of the dielectric (12), an insulating layer (14) with superimposed metal conductor tracks (17, 18) being provided on the semiconductor body (3), characterized in that a coating layer (14, 20, 30) which functions as a hydrogen barrier or as a hydrogen-absorbing layer is provided at the area of said edge and in that dangling bonds below the conductor tracks (17, 18) are neutralized by hydrogen.
10. A semiconductor device as claimed in claim 9, characterized in that the coating layer (14, 20, 30) is provided over the entire upper electrode (13).
11. A semiconductor device as claimed in claim 9 or 10, characterized in that a silicon nitride layer is provided as the coating layer (14, 20).
12. A semiconductor device as claimed in claim 11, characterized in that a layer of silicon oxide (25) is provided between the siliconnitride layer (20) and the surface (10) of the semiconductor body (3).
13. A semiconductor device as claimed in claim 9, characterized in that palladium (30) is provided as hydrogen-absorbing layer.
14. A semiconductor device as claimed in claim 13, characterized in that an insulating auxiliary layer (50) is provided between the hydrogen-absorbing layer (30) and the surface (10) of the semiconductor body (3).

### Patentansprüche

1. Verfahren zur Herstellung einer Halbleiterspeicheranordnung, mit einem Halbleiterelement (1) und einem Kondensator (2), wobei der genannte Kondensator (2) auf einer Oberfläche (10) eines Halbleiterkörpers (3) mit dem Halbleiterelement (1) vorgesehen ist, wobei nacheinander eine Unterelektrode (11), ein oxidisches ferroelektrisches Dielektrikum (12) und eine Oberelektrode (13) derart vorgesehen sind, daß die Oberelektrode (13) einen Rand

- des Dielektrikums (12) nicht bedeckt, wobei danach eine Isolierschicht (14) mit darauf vorgesehenen Metallleiterspuren (17, 18) angebracht wird, dadurch gekennzeichnet, daß der nicht durch die Oberelektrode (13) bedeckte Rand des Dielektrikums (12) mit einer während eines nachfolgenden Erhitzungsschrittes in einer Wasserstoffatmosphäre als Wasserstoffsperre wirksamen Abdeckschicht (14, 20, 30) bedeckt ist, und daß die Anordnung danach in einer wasserstoffhaltigen Atmosphäre erhitzt wird.
2. Verfahren nach Anspruch 1, dadurch gekennzeichnet, daß die Deckschicht (14, 20, 30) über die ganze Oberelektrode (13) vorgesehen ist.
  3. Verfahren nach Anspruch 1 oder 2, dadurch gekennzeichnet, daß als Deckschicht (14, 20) eine CVD-Siliziumnitridschicht bei einer Temperatur von etwa 700°C angebracht wird.
  4. Verfahren nach Anspruch 3, dadurch gekennzeichnet, daß zwischen der Siliziumnitridschicht (20) und der Oberfläche (10) des Halbleiterkörpers (3) eine Siliziumoxidschicht (25) vorgesehen wird.
  5. Verfahren nach Anspruch 1 oder 2, dadurch gekennzeichnet, daß als Deckschicht eine wasserstoffabsorbierende Schicht (30) angebracht wird.
  6. Verfahren nach Anspruch 5, dadurch gekennzeichnet, daß als wasserstoffabsorbierende Schicht (30) Palladium angebracht wird.
  7. Verfahren nach Anspruch 5 oder 6, dadurch gekennzeichnet, daß zwischen der wasserstoffabsorbierenden Schicht (30) und der Oberfläche des Halbleiterkörpers (3) eine isolierende Hilfsschicht (50) angebracht wird.
  8. Verfahren nach Anspruch 7, dadurch gekennzeichnet, daß als Hilfsschicht in einer plasmaunterstützten Gasphasenabscheidung nach chemischem Verfahren (Plasma Enhanced Chemical Vapour Deposition, PECVD) eine Siliziumnitridschicht (50) angebracht wird.
  9. Halbleiterspeicheranordnung mit einem Halbleiterkörper (3) mit einem Halbleiterelement (1) und einer Oberfläche (10), auf der ein Kondensator (2) vorgesehen ist, mit einer Unterelektrode (11), einem oxidischen ferroelektrischen Dielektrikum (12) und einer Oberelektrode (13), die einen Rand des Dielektrikums (12) nicht bedeckt, weiterhin mit einer Isolierschicht (14) mit darauf vorgesehenen Metallleiterspuren (17, 18) die auf dem Halbleiterkörper (3) angeordnet sind, dadurch gekennzeichnet, daß an dem Rand eine nahezu wasserstoffundurchlässige

als Wasserstoffsperre oder als wasserstoffabsorbierende Schicht wirksame Deckschicht (14, 20, 30) angebracht ist und daß freie Bindungen unterhalb der Leiterspuren (17, 18) durch Wasserstoff neutralisiert werden.

10. Halbleiteranordnung nach Anspruch 9, dadurch gekennzeichnet, daß die Deckschicht (14, 20, 30) über die ganze Oberelektrode (13) vorgesehen ist.
11. Halbleiteranordnung nach Anspruch 9 oder 10, dadurch gekennzeichnet, daß als Deckschicht (14, 20) eine Siliziumnitridschicht vorgesehen ist.
12. Halbleiteranordnung nach Anspruch 11, dadurch gekennzeichnet, daß zwischen der Siliziumnitridschicht (20) und der Oberfläche (10) des Halbleiterkörpers (3) eine Siliziumoxidschicht (25) vorgesehen ist.
13. Halbleiteranordnung nach Anspruch 9, dadurch gekennzeichnet, daß als wasserstoffabsorbierende Schicht Palladium (30) vorgesehen ist.
14. Halbleiteranordnung nach Anspruch 13, dadurch gekennzeichnet, daß zwischen der wasserstoffabsorbierenden Schicht (30) und der Oberfläche (10) des Halbleiterkörpers (3) eine isolierende Hilfsschicht (50) vorgesehen ist.

## Revendications

1. Procédé pour la fabrication d'un dispositif de mémoire semiconducteur muni d'un élément semiconducteur (1) et d'un condensateur (2), lequel condensateur (2) est disposé sur une surface (10) d'un corps semiconducteur (3) muni de l'élément semiconducteur (1), dans lequel sont disposés successivement une électrode inférieure (11), un diélectrique ferroélectrique oxydique (12) et une électrode supérieure (13) de façon que l'électrode supérieure (13) ne recouvre pas un bord du diélectrique (12), après quoi est disposée une couche isolante (14) superposée de pistes conductrices métalliques (17, 18), caractérisé en ce que le bord du diélectrique (12) non recouvert de l'électrode supérieure (13) est recouvert d'une couche de recouvrement (14, 20, 30), qui fonctionne comme barrière d'hydrogène pendant une étape de chauffage suivante dans une atmosphère contenant de l'hydrogène et en ce que le dispositif est chauffé dans l'atmosphère contenant de l'hydrogène.
2. Procédé selon la revendication 1, caractérisé en ce que la couche de recouvrement (14, 20, 30) est appliquée sur toute l'électrode supérieure (13).

3. Procédé selon la revendication 1 ou 2, caractérisé en ce que pour la couche de recouvrement (14, 20) est appliqué un recouvrement en nitrure de silicium DVC à une température d'approximativement 700°C ou 800°C. 5
4. Procédé selon la revendication 3, caractérisé en ce qu'une couche en oxyde de silicium (25) est appliquée entre la couche en nitrure de silicium (20) et la surface (10) du corps semiconducteur (3). 10
5. Procédé selon la revendication 1 ou 2, caractérisé en ce qu'une couche absorbant l'hydrogène (30) est appliquée comme la couche de recouvrement. 15
6. Procédé selon la revendication 5, caractérisé en ce que du palladium est appliqué comme la couche absorbant l'hydrogène (30).
7. Procédé selon la revendication 5 ou 6, caractérisé en ce qu'une couche auxiliaire isolante (50) est appliquée entre la couche absorbant l'hydrogène (30) et la surface (10) du corps semiconducteur (3). 20
8. Procédé selon la revendication 7, caractérisé en ce qu'une couche en nitrure de silicium (50) est appliquée comme la couche auxiliaire à l'aide d'un processus de dépôt à plasma augmenté à partir de la phase gazeuse (Dépôt de Vapeur Chimique à Plasma Augmenté, DVCPA). 25 30
9. Dispositif de mémoire semiconducteur comprenant un corps semiconducteur (3) muni d'un élément semiconducteur (1) et d'une surface (10) sur laquelle est présent un condensateur (2) présentant une électrode inférieure (11), un diélectrique ferroélectrique oxydique (12) et une électrode supérieure (13) qui ne recouvre pas un bord du diélectrique (12), une couche isolante (14) superposée de pistes conductrices métalliques (17, 18) étant appliquée sur le corps semiconducteur (3), caractérisé en ce qu'une couche de recouvrement (14, 20, 30) qui fonctionne comme barrière d'hydrogène ou comme couche absorbant l'hydrogène est appliquée à l'endroit dudit bord et en ce que des liaisons séparées au-dessous des pistes conductrices (17, 18) sont neutralisées par de l'hydrogène. 35 40 45
10. Dispositif semiconducteur selon la revendication 9, caractérisé en ce que la couche de recouvrement (14, 20, 30) est appliquée sur toute l'électrode supérieure (13). 50
11. Dispositif semiconducteur selon la revendication 9 ou 10, caractérisé en ce qu'une couche en nitrure de silicium est appliquée comme la couche de recouvrement (14, 20). 55
12. Dispositif semiconducteur selon la revendication 11, caractérisé en ce qu'une couche en oxyde de silicium (25) est appliquée entre la couche en nitrure de silicium (20) et la surface (10) du corps semiconducteur (3).
13. Dispositif semiconducteur selon la revendication 9, caractérisé en ce que du palladium (30) est appliqué comme couche absorbant l'hydrogène.
14. Dispositif semiconducteur selon la revendication 13, caractérisé en ce qu'une couche auxiliaire isolante (50) est appliquée entre la couche absorbant l'hydrogène (30) et la surface (10) du corps semiconducteur.






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5